

1 I hereby certify that this correspondence is being
2 mailed by first class mail with sufficient postage to
3 Commissioner for Patents
4 P.O. Box 1450, Alexandria, VA 22313-1450,
on: September 30, 2005.

Robert Moll

Robert Moll, Registration No. 33,741



5 **U.S. PATENT AND TRADEMARK OFFICE**

6 **Prior Application of:** Michael Lee Workman et. al.

7 **Examiner:** Ilwoo Park

8 **Title:** Systems and Methods of Multiple Access

9 **Art Unit:** 2182

10 **Paths to Single Ported Storage Devices**

11 **Attorney Docket No. Pillar 716**

12 **Application No. 10/677,560**

13 **Filing Date: October 1, 2003**

14 **DECLARATION OF PAUL THOMAS PETERSEN**

15 **Commissioner for Patents**

16 **P.O. Box 1450**

17 **Alexandria, VA 22313-1450**

18
19 I, Paul Thomas Petersen, declare as follows:

20
21 I am an engineer at Pillar Data Systems, Inc. since March 2002.

22
23 I am co-inventor of claims 1 and 23 of the above-identified patent application.

24
25 I am also co-inventor of US Application No. 10/264,603, entitled, Systems and
Methods of Multiple Access Paths to Single Ported Storage Devices, filed on October 3,
26 2002, which describes a Serial ATA coupling circuit without a microcontroller.

27
28 Prior to March 20, 2003, during a design review of the Serial ATA coupling circuit
without a microcontroller, Douglas John Fox and I conceived of adding a microcontroller
29 to control the coupling circuit switches of the Serial ATA coupling circuit.
30

1 Also prior to March 20, 2003, I finished a block diagram for the Serial ATA
2 coupling circuit with a microcontroller. A copy is attached as Exhibit A.

Also prior to March 20, 2003, I reviewed a document entitled Storage Enclosure Mudflap Requirements describing requirements for a Serial ATA coupling circuit with a microcontroller. A copy is attached as Exhibit B.

7 On April 7, 2003, I submitted an engineering change order (ECO #E1068) to
8 Pillar document control. On April 10, 2003, the ECO was approved. This enabled Pillar
9 to engage an outside company to manufacture the printed circuit board assembly
10 implementing a Serial ATA coupling circuit with a microcontroller. A copy is attached as
11 Exhibit C.

12 On April 22, 2003, I received the first printed circuit board assemblies back from
13 the manufacturer. I loaded firmware that I obtained from Douglas John Fox into the flash
14 memory of the microcontroller and using an oscilloscope verified the printed circuit
15 assemblies successfully implemented the Serial ATA coupling circuit as recited in claim
16 1 of the present application.

17 Each of the dates deleted from Exhibits A and B is prior to March 20, 2003.
18

19 I am warned that willful false statements and the like are punishable by fine or
20 imprisonment, or both (18 U.S.C. 1001) and may jeopardize the validity of the
21 application or any patent issuing thereon. All statements made of the declarant's own
22 knowledge are true and that all statements made on information and belief are believed
23 to be true.

26 Paul Thomas Petersen

27 Principal Engineer

Pillar Data Systems, Inc.

30 San Jose, California

1 I hereby certify that this correspondence is being
2 mailed by first class mail with sufficient postage to
3 Commissioner for Patents
4 P.O. Box 1450, Alexandria, VA 22313-1450,
on: September 30, 2005.

Robert Moll

Robert Moll, Registration No. 33,741



5 **U.S. PATENT AND TRADEMARK OFFICE**

6
7 In re Application of: Michael Lee Workman et. al. Examiner: Ilwoo Park
8 Title: Systems and Methods of Multiple Access Art Unit: 2182
9 Paths to Single Ported Storage Devices Attorney Docket No. Pillar 716
10 Application No. 10/677,560
11 Filing Date: October 1, 2003

13 **DECLARATION OF DOUGLAS JOHN FOX**

14
15 Commissioner for Patents
16 P.O. Box 1450
17 Alexandria, VA 22313-1450
18

19 I, Douglas John Fox, declare as follows:

20
21 I am a principal firmware engineer at Pillar Data Systems, Inc. since January
22 2003.

23 I am co-inventor of claims 1 and 23 of the above-identified patent application.

24
25 Prior to March 20, 2003, during a design review of the Serial ATA coupling circuit
26 without a microcontroller, Paul Thomas Petersen and I conceived of adding a
27 microcontroller to a Serial ATA coupling circuit to control the coupling circuit switches.

28
29 During March 2003, I reviewed a block diagram prepared by Paul Thomas
30 Petersen showing a Serial ATA coupling circuit with a microcontroller. A copy is
attached as Exhibit A.

1 During March 2003, I reviewed a document entitled Storage Enclosure Mudflap
2 Requirements prepared by Paul Thomas Petersen describing requirements for a Serial
3 ATA coupling circuit with a microcontroller. A copy is attached as Exhibit B.

4 From March to April 2003, I spent time with Paul Thomas Petersen discussing
5 the hardware and firmware requirements to implement a Serial ATA coupling circuit with
6 a microcontroller. I selected the microcontroller, reviewed host driver code required to
7 communicate with the Serial ATA coupling circuit and defined the firmware architecture
8 of the microcontroller.

9
10 In April 2003, I began writing the firmware to control the Serial ATA coupling
11 circuit with microcontroller resulting in a set of files. A copy of a directory list of those
12 files is attached as Exhibit E.

13 By May 2003, I had completed and tested the firmware to control the Serial ATA
14 coupling circuit. It worked for its intended purpose that is the microcontroller was
15 programmed to control the coupling circuit switches of the Serial ATA coupling circuit. A
16 copy of the firmware is attached as Exhibit F.

17 Each of the dates deleted from Exhibits A and B is prior to March 20, 2003.
18

19 I am warned that willful false statements and the like are punishable by fine or
20 imprisonment, or both (18 U.S.C. 1001) and may jeopardize the validity of the
21 application or any patent issuing thereon. All statements made of the declarant's own
22 knowledge are true and that all statements made on information and belief are believed
23 to be true.

24 
25

26 Douglas John Fox
27 Principal Firmware Engineer
28 Pillar Data Systems, Inc.
29 San Jose, California

30

Page #	Description
1	COVER PAGE
2	CONNECTORS
3	DATA DECODE LOGIC
4	DRIVER CONTROL
5	POWER & MISC
6	NOTES

Block Diagram
Active Mudflap






EXHIBIT A

bom-Rev 1.0	Pillar Data Systems Confidential	pillar DATA SYSTEMS 1371 McCarthy Boulevard, Milpitas, CA 95035
Size B	Document #: 170-00350-01SCH	Title Mudflap w/ Maxim Mux
Date: April 04, 2003	Sheet 1 of 6	Rev 1.0
Drawn By: Paul Petersen		



Storage Enclosure Mudflap Requirements



Document Owner:

Paul Petersen

Date:

March 25, 2003

Version:

0.3

Information contained in this document is considered proprietary and Pillar Data Systems confidential. Printed versions of this document may not be copied in whole or in part. Printed versions are for reference only and are distributed under control by the owner.

1 Table of Contents

1	Table of Contents.....	2
2	Revision History.....	3
3	Supporting Documentation.....	3
4	Mudflap Requirements.....	3
4.1	Feature Summary	3
4.2	SATA Multiplexing.....	3
4.3	Disk Drive Power Control.....	4
4.4	Transient Suppression.....	4
4.5	Mudflap Control.....	4
5	Command Encoding	5
5.1	Power On Disk Drive Frame	5
5.2	Power Off Disk Drive Frame	5
5.3	Switch SATA TO RAID Controller 0 Frame	5
5.4	Switch SATA to RAID Controller 1 Frame	6
6	Mudflap Connector Pinouts	7
6.1	Midplane Connector Pinout & Signal Definitions	7
6.2	SATA Disk Drive Connector Pinout & Signal Definitions.....	9
7	PCB Mechanical Dimensions	10
7.1	PCB Thickness	10
7.2	PCB Mechanical Outline Drawing.....	10

2 Revision History

Version	Date	Description
0.1		Initial Revision
0.2		Added command protocol. Changed power on circuit to power on/off circuit. Added support & drawings. Converted white on black drawings to black on white.
0.3	3/25/2003	Imported Eurologic's PCB outline drawing. Deleted the PDS stiffener drawings as the latest improved stiffener design from Eurologic looks to meet our requirements. Changed the PCB thickness to 0.055".

3 Supporting Documentation

- Serial ATA: High Speed Serialized Attachment, Rev. 1.0, August 29, 2001

4 Mudflap Requirements

The mudflap is a small pcba that interposes between the disk drive and midplane. It is mounted near the disk drive and is attached to the disk drive carrier. The main function of the mudflap is to direct Serial ATA (SATA) traffic between the disk drive and the selected RAID Controller.

Twelve of these mudflaps are required per Storage Enclosure. A 13th mudflap is of a different form-factor and has a slightly different pinout and functionality. The 13th disk drive mudflap requirements are not represented in this document.

4.1 Feature Summary

Mudflaps provide the following functions:

- 2 to 1 multiplexing of the SATA signals between both RAID Controllers and the disk drive
- Power on/power off control of the disk drive
- Suppression of power transients during hot insertion and hot removal of a mudflap

4.2 SATA Multiplexing

The mudflap must allow the RAID Controllers to select the path the SATA data takes to get/from the disk drive. There shall be no priority. Who ever asked for the data path last gets it.

The power-on reset state of the mux control circuit must guarantee that SATA data is routed to RAID Controller 1.

4.3 Disk Drive Power Control

The mudflap must not allow the disk drive to spin up when power is applied to the enclosure. Currently, SATA drives spin up when power is applied to them so the mudflap must have circuitry to interrupt the flow of current to the disk drive. Only after receipt of a proper command, must the mudflap allow the disk drive to spin up.

4.4 Transient Suppression

The mudflap must have circuitry to prevent the midplane voltages (5V & 12V) from overshooting when a drive carrier is removed while the storage enclosure is powered and the disk drive is still spinning.

4.5 Mudflap Control

Each RAID Controller drives a separate mudflap control signal that is open drain and must terminate into a Schmitt trigger buffer located on the mudflap. There shall also be a 4.7k Ohm pullup to 3.3V on this signal. The pullup shall be located on the mudflap.

Commands are issued to the mudflap using a one-wire serialized packet protocol. See section 5 for the allowed commands and the specified command format.

The mudflap controller shall respond to commands in the order received. If a command is not recognizable, it shall be ignored. It is not permissible to ignore a properly formatted command.


The mudflap controller shall have a power-on reset circuit and a watchdog timer that resets the mudflap controller if the watchdog detects a failure.



5 Command Encoding


A command frame consists of a start of frame transition, four data bits and an end of frame transition. The LSB is the first data bit transmitted. The bit cell time is 10ms. The microcontroller shall oversample the frame by at least 8x.

The frame structure is shown below.




The four allowable command frames are shown in the following sections.


5.1 Power On Disk Drive Frame




5.2 Power Off Disk Drive Frame



5.3 Switch SATA TO RAID Controller 0 Frame



5.4 Switch SATA to RAID Controller 1 Frame



6 Mudflap Connector Pinouts

6.1 Midplane Connector Pinout & Signal Definitions

The mudflap connects to the midplane using a SCA-2 40 position vertical plug (AMP 84488-3).

Pin(s)	Signal Name & Description
1	N/C
2	12V
3	12V
4	12V
5	N/C
6	Disk Drive Present Signal – Must be connected to ground on the mudflap.
7 - 16	N/C
17	Preemphasis/Equalization Control – RAID Controller 0 – This signal is slot specific and may be open or connected to ground through a 100Ω resistor on the midplane.
18	Preemphasis/Equalization Control – RAID Controller 1 – This signal is slot specific and may be open or connected to ground through a 100Ω resistor on the midplane.
19	5V
20	5V
21	12V
22	Ground
23	Ground
24	RAID Controller 0 SATA+ to disk drive– This is the '+' side of the SATA differential pair that originates at RAID Controller 0, passes through the mux and is received at the drive.
25	RAID Controller 0 SATA- to disk drive– This is the '-' side of the SATA differential pair that originates at RAID Controller 0, passes through the mux and is received at the drive.
26	Ground
27	RAID Controller 1 SATA+ to disk drive– This is the '+' side of the SATA differential pair that originates at RAID Controller 1, passes through the mux and is received at the drive.

28	RAID Controller 1 SATA- to disk drive– This is the ‘-’ side of the SATA differential pair that originates at RAID Controller 1, passes through the mux and is received at the drive.
29	Ground
30	RAID Controller 0 SATA+ from disk drive– This is the ‘+’ side of the SATA differential pair that originates at the drive, passes through the mux and is received at RAID Controller 0.
31	RAID Controller 0 SATA- from disk drive– This is the ‘-’ side of the SATA differential pair that originates at the drive, passes through the mux and is received at RAID Controller 0.
32	Ground
33	RAID Controller 1 SATA+ from disk drive– This is the ‘+’ side of the SATA differential pair that originates at the drive, passes through the mux and is received at RAID Controller 1.
34	RAID Controller 1 SATA- from disk drive – This is the ‘-’ side of the SATA differential pair that originates at the drive, passes through the mux and is received at RAID Controller 1.
35	Ground
36	N/C
37	N/C
38	Mux Control – RAID Controller 1 –When the “mux switch to RC 1” command is sent to the mudflap, the SATA data is routed between the disk drive and RAID Controller 1.
39	Mux Control – RAID Controller 0 – When the “mux switch to RC” command is sent to the mudflap, the SATA data is routed between the disk drive and RAID Controller 0.
40	5V

6.2 SATA Disk Drive Connector Pinout & Signal Definitions

The mudflap connects to the disk drive using an extended height SATA connector (Molex 87678-0001).


Pin(s)	Signal Name & Description
S1	Ground
S2	SATA Rx+ – This is the '+' side of the SATA differential pair that originates at the selected RAID Controller, passes through the SATA multiplexer and is received at the disk drive.
S3	SATA Rx- – This is the '-' side of the SATA differential pair that originates at the selected RAID Controller, passes through the SATA multiplexer and is received at the disk drive.
S4	Ground
S5	SATA Tx- – This is the '-' side of the SATA differential pair that originates at the disk drive, is routed through the mux and is received at the selected RAID Controller.
S6	SATA Tx+ – This is the '+' side of the SATA differential pair that originates at the disk drive, is routed through the SATA mux and is received at the selected RAID Controller.
S7	Ground
P1 – P3	N/C
P4	Ground
P5	Ground
P6	Ground
P7	5V
P8	5V
P9	5V
P10	Ground
P11	N/C (Reserved)
P12	Ground
P13 – P15	12V

7 PCB Mechanical Dimensions

7.1 PCB Thickness

The mudflap PCB is to have a finished thickness of 0.055" ($\pm 0.006"$).

7.2 PCB Mechanical Outline Drawing



Pillar™
DATA SYSTEMS

**ENGINEERING CHANGE ORDER
COVER SHEET**

ECO: E1068

LIFECYCLE: Pre-Production

ORIGINATOR: Brad Burkhart	PRIORITY: Normal	RELEASE: 4/10/03
DATE: April 9, 2003	PROJECT: Brix	EFFECTIVE: 4/10/03
REASON FOR CHANGE: New Release.		

DESCRIPTION OF CHANGE: Initial Engineering release of the Active Mudflap w/Maxim Mux Board package (1700-00350-01xxx) Rev 1.0 to Doc Control.

The old PCBA, Active Mudflap (1700-00350-00xxx) and associated files are being obsoleted in this ECO.

APPROVALS:		* Materials:		Date:
Originator:	Date:	* Engineering:	Date:	Date:
Purchasing:	Date:	* Manufacturing Eng:	Date:	Assembly Test: Date:
Marketing:	Date:	Cost Accounting:	Date:	* Doc Control: Date:

* = Required signatures for Pre-Production ECO's.

CCB COMMENTS:

Electronically signed-off in Oracle.

EXHIBIT C



ENGINEERING CHANGE ORDER
AFFECTED ITEMS SHEET

ECO: E1068
Sheet: 2 of 2

Part Number	Old Rev	New Rev	Description	Material Dispositions					
				On Order	Stk	WIP	FGI	Field	Repair
1700-00350-01ASM	NA	1.0	PCBA Dwg, Active Mudflap w/Maxim Mux	N	N	N	NA	NA	NA
1700-00350-01PCA	NA	1.0	PCBA, Active Mudflap w/Maxim Mux	N	N	N	NA	NA	NA
1700-00350-01FAB	NA	1.0	PCB Fab, Active Mudflap w/Maxim Mux	N	N	N	NA	NA	NA
1700-00350-01GBR	NA	1.0	PCB Gerber Files, Active Mudflap w/Maxim Mux	N	N	N	NA	NA	NA
1700-00350-01SCH	NA	1.0	PCBA Sch, Active Mudflap w/Maxim Mux	N	N	N	NA	NA	NA
1700-00350-00ASM	1.0	OBS	PCBA Dwg, Active Mudflap w/Maxim Mux <i>(Obsolete-replaced by 1700-00350-01ASM)</i>	S	S	S	NA	NA	NA
1700-00350-00PCA	1.0	OBS	PCBA, Active Mudflap w/Maxim Mux <i>(Obsolete-replaced by 1700-00350-01PCA)</i>	S	S	S	NA	NA	NA
1700-00350-00FAB	1.0	OBS	PCB Fab, Active Mudflap w/Maxim Mux <i>(Obsolete-replaced by 1700-00350-01FAB)</i>	S	S	S	NA	NA	NA
1700-00350-00GBR	1.0	OBS	PCB Gerber file, Active Mudflap w/Maxim Mux <i>(Obsolete-replaced by 1700-00350-01GBR)</i>	S	S	S	NA	NA	NA
1700-00350-00SCH	1.0	OBS	PCBA Schem, Active Mudflap w/Maxim Mux <i>(Obsolete-replaced by 1700-00350-01SCH)</i>	S	S	S	NA	NA	NA
2100-01583-00	NA	A	CONN,HDR,6 POS,1.25MM,PITCH RIGHT ANGLE	N	N	N	NA	NA	NA
3130-02614-00	NA	A	IC,NCT7WB66,2 BIT BUS SWITCH,IUS8	N	N	N	NA	NA	NA
3130-02615-00	NA	A	IC,ATTINY12L,AVR MICROCONTROLLER,4MHZ,SO-8	N	N	N	NA	NA	NA

3130-02616-00	NA	A	IC,NC7WZ17,DUAL SCHMITT TRIGGER BUFFER	N	N	N	NA	NA

Disposition Codes:

N = New Part/Document, no stock

R = Rework

S = Scrap

U = Use As is

NA = Not Applicable

 Voting Approval Process: ECO Approval, E1068-0-1
 Started: 09-APR-2003 (1 Days)

Done	Who	Activity	Started	Duration	Result
✓	Lindsay, Joshua	Vote Approve/Reject	09-APR-2003 15:23:41	17 Hours 27 Minutes	Approve
✓	Schmidt, Nancy	Vote Approve/Reject	09-APR-2003 15:23:41	17 Hours 27 Minutes	Approve
✓	Elliott, Mr. Gregory	Vote Approve/Reject	09-APR-2003 15:23:41	17 Hours 27 Minutes	Approve
✓	Burkhart, Brad	Vote Approve/Reject	09-APR-2003 15:23:41	17 Hours 27 Minutes	Approve

 View Diagram  Advanced Options 

list2.txt

volume in drive C has no label.
Volume Serial Number is 8C84-5F3A

Directory of C:\source\MuxCode\muxrev0

09/30/2005	02:16 PM	<DIR>	.
09/30/2005	02:16 PM	<DIR>	..
05/09/2003	11:31 AM		354 avrBuild.bat
05/09/2003	11:29 AM		1,972 init.asm
05/01/2003	04:15 PM		1,084 main.asm
05/21/2003	10:50 AM		695 monmux.hpp
05/08/2003	12:00 PM		1,721 mux.asm
05/19/2003	03:04 PM		2,190 mux.hpp
05/09/2003	11:28 AM		1,932 mux.inc
07/14/2003	04:47 PM		3,649 muxRev0.aps
05/09/2003	11:31 AM		693 muxrev0.hex
05/09/2003	11:31 AM		17,404 muxrev0.lst
05/09/2003	11:31 AM		3,925 muxrev0.map
05/09/2003	11:31 AM		1,370 muxrev0.obj
05/08/2003	01:50 PM		2,893 muxrevt.hex
05/01/2003	04:21 PM		1,152 Regdefs.asm
11/06/2001	03:18 PM		3,833 tn12def.bak
05/01/2003	04:27 PM		4,384 tn12def.inc
05/09/2003	11:30 AM		3,080 uartisr.asm
05/09/2003	11:28 AM		1,490 Vectors.asm
		18 File(s)	53,821 bytes
		2 Dir(s)	16,103,907,328 bytes free

EXHIBIT E

AVRASM ver. 1.57 c:\source\MuxCode\muxRev0\main.asm Fri May 09 11:31:37 2003 muxrev0.1st

```
c:\source\MuxCode\muxRev0\main.asm(28): warning: A .db segment with an odd number of bytes is detected.  
-----  
      MUX Code - main.asm  
-----
```

Main is just a collection of includes since there is no linker. Everything is assembled in order as one big file.

```
.nolist      "mux.inc"
.includefile ;hardware header file
-----
```

Mux Code - mux.inc

This file contains the design unique register and bit definitions

```

;system parameters
.equ cpu_clk = 1200000 ; 1.2MHz clock

;portb bit definitions
.equ wagle = 0 ; wiggle this pin to show that UART clock is running
.equ pwr_ctrl0 = 1 ; Drive power control
.equ mux_ctrl0 = 2 ; Mux control
.equ rc1_rxd = 3 ; RAID Controller 1 receive data
.equ rc0_rxd = 4 ; RAID Controller 0 receive data
.equ rst = 5 ; Not used as I/O, only as power on reset

.equ sw_baud = 100 ; Baud rate = clk/(8 * 50 * 30) = 100 (tuned slightly)

;timer parameters
.equ time = (256 - 48) ; Drive power on command
;control characters
.equ power_on = 0x05 ; Drive power off command
.equ power_off = 0x0a ; Page 1

```

```

        .equ mux_se10      = 0x09          ; Select mux port 0
        .equ mux_se11      = 0x0d          ; Select mux port 1

        ; UART status register bit definitions
        .equ tx1_empty     = 7             ; Transmit buffer empty flag, uart 1
        .equ tx2_empty     = 6             ; Transmit buffer empty flag, uart 2
        .equ rx1_full      = 5             ; Receive buffer full flag, uart 1
        .equ rx2_full      = 4             ; Receive buffer full flag, uart 2
        .equ rx1_over      = 3             ; Receive buffer overrun, uart 1
        .equ rx2_over      = 2             ; Receive buffer overrun, uart 2

        ; system configuration
        .equ bitringCnt    = 30           ; 30 clocks per UART bit
        .equ startRingCount = 45           ; 45 clocks from start transition to center of first bit cell

        ; End of mux.inc
        .include "regdefs.asm"           ; Register definitions
        Mux Code - regdefs.asm
PiLLar Data Systems - Copyright (C) 2003

```

Named processor register definitions

r0 is used for the LPM instruction and is general purpose

UART.asm Register definitions. The s/w uarts are very register intensive

```

.def sw_uart_stat   = r18           ; Status register
.def rx1_sreg       = r19           ; Receive shift reg, uart 1
.def rx2_sreg       = r20           ; Receive shift reg, uart 2
.def rx1_bring      = r21           ; Receive bit ring, uart 1
.def rx2_bring      = r22           ; Receive bit ring, uart 2
.def rx1_state      = r23           ; Receive state, uart 1
.def rx2_state      = r24           ; Receive state, uart 2
.def rx1_data       = r25           ; Receive data, uart 1
.def rx2_data       = r26           ; Receive data, uart 2

```

end of regdefs.asm "vectors.asm" ;Reset & Interrupt Vectors

| This file contains all of the reset and interrupt vectors and must be the first .asm
file to be assembled.

```
.cseg
.org 0x0
;Vectors are at start of memory

;Interrupt vectors
000000 c007    rjmp   reset
000001 c005    rjmp   spurious
000002 c004    rjmp   spurious
000003 c01d    rjmp   timer_tick
000004 c002    rjmp   spurious
000005 c001    rjmp   spurious

; process spurious interrupt
osc_calibration:
.db 0xff,0xff

000006 ffff    spurious:    reti      ; Return from spurious interrupt

; Reset vector code. This copies the oscillator calibration byte into the calibration register.
; This then falls through to the init.asm module.
reset:          ldi    r30,low(osc_calibration * 2) ; Point to calibration byte
                clr    r31
                lpm   oscCAL,r0      ; get byte from flash
                                ; put it in the calibration reg

; End of vectors.asm
.include "init.asm"
;Hardware Initialization
-----
```

muxrev0.1st

Initialize the various hardware registers & peripherals

init: initialize registers

initialize portb
Port b is mixed :
outputs.

00000c e007	ldi out	r16,(1<<pwr_control)+(1<<mux_control)+(1<<waggle)	; Make 3&4 inputs, 0,1&2 outputs
00000d bb07	ddrb,r16		
00000e e108	ldi out	r16,(1<<rc1_rx0)+(1<<rc0_rx0)	; set up pullups on bits 3&4
00000f bb08	portb,r16		; This will also hold drive power off and mux
control] = low			

```
0000010 2722 init_sw_uart: c1r  
0000011 2733 c1r  
0000012 2744 c1r  
0000013 e15e ldi  
0000014 e16e ldi  
0000015 2777 c1r  
0000016 2788 c1r  
0000017 2799 c1r  
0000018 27aa c1r
```

Initialize Timer

We will initialize timer 0 to provide a periodic interrupt which is used to clock the software UARTs.

0000019	ed09	ldi	r16
000001a	bf02	out	time TCNT0,r16
000001b	e002	ldi	r16,2
000001c	bf03	out	TCCR0,r16
000001d	e002	ldi	r16,1<TO
000001e	bf09	out	TIMSK,r16

```
; Set up timer to wrap such that  
; it interrupts at 25 x the sw uart  
; baud rate  
; prescale divide by 8  
; enable timer interrupt
```

enable processor interrupts

```

0000020 c035      rjmp   main_loop
; End of init.asm
.include "uartisr.asm" ;Soft uart code & timer isr
; Mux Code - uartisr.asm
Pillar Data Systems - Copyright (C) 2003

Initialize software UART registers

Process timer interrupt and UARTS

timer_tick:
0000021 b71f      in     r17,SREG
0000022 ede0      in     r30,time
0000023 bfe2      out    TCNT0,r30
; save status register
; reload timer with time value

Process UART stuff

uart 1
uart1_0:
0000024 9ac0      sbi    PORTB,waggle
0000025 955a      dec    rx1_bring
0000026 f419      brne   1di
0000027 e15e      ldi    rx1_bring,bitRingCnt
0000028 3070      cpi    rx1_state,0
0000029 f441      brne   uart1_2
; set pin to see if running
; wrap bit ring
; go see if next state
; see if start bit

uart1_1:
000002a 3070      cpi    rx1_state,0
000002b f481      brne   uart2_0
000002c 99b4      sbic   PINB,r0_rx0
000002d c00e      rjmp   rx1_bring,StartRingCount
1di    inc    rx1_state
; go process other uart
; wait until mid bit cell of first data bit
; see if start bit
; wait until mid bit cell of first data bit
; rx1_state
rx1_sreg

```

```

000031 c00a          rjmp   uart2_0                         ; go process other uart
                                  muxrev0.1st

uart1_2:                      uart1_3 rx1_state,6           ; see if state 1
                                ; go see if next state
000032 3076          cpi    breq
000033 f029          asr    sbic
                                PINB,rc0_rxd
                                rx1_sreg,0x10
                                ; see if bit is a 1
                                ; put in future lsb
000034 9535          ori    inc
                                ori    rx1_state
                                inc    rx1_state
                                rjmp
                                uart2_0                         ; go process other uart

uart1_3:                      rx1_data,rx1_sreg           ; transfer data from shift register to data register
                                sw_uart_stat,(1<rx1_full)      ; set uart status to "rx_full"
                                rx1_state                         ; reset state machine

uart2_0:                      dec    brne
                                1di    rx2_bring
                                rx2_bring,bitRingCnt
                                ; wrap bit ring
                                ; see if state 0
                                ; go see if next state
00003c 956a          brne
00003d f419          ldi    cpi
                                cpi    rx2_state,0
                                rx2_state,0
                                ; see if state 0
                                ; wrap bit ring
                                ; see if start bit
00003e e16e          brne
00003f 3080          ldi    rjmp
                                rjmp
                                end_isr
                                PINB,rc1_rxd
                                end_isr
                                ; wait until mid bit cell of first data bit
000040 f441          brne
                                ldi    inc
                                inc    rx2_state
                                rx2_state
                                rx2_sreg
                                end_isr
                                ; go finish isr
                                ; see if state 1
                                ; go see if next state
000041 3080          cpi    rx2_state,0
                                rx2_state,0
                                ; see if state 1
                                ; go see if next state
000042 f481          brne
000043 99b3          ldi    rjmp
                                rjmp
                                end_isr
                                PINB,rc1_rxd
                                end_isr
                                ; wait until mid bit cell of first data bit
000044 c00e          brne
                                ldi    inc
                                inc    rx2_state
                                rx2_state
                                rx2_sreg
                                end_isr
                                ; go finish isr
                                ; see if state 1
                                ; go see if next state
000045 e26d          cpi    rx2_state,6
                                rx2_state,6
                                ; see if state 1
                                ; go see if next state
000046 9583          brne
000047 2744          ldi    rjmp
                                rjmp
                                end_isr
                                PINB,rc1_rxd
                                end_isr
                                ; wait until mid bit cell of first data bit
000048 c00a          brne
                                ldi    inc
                                inc    rx2_state
                                rx2_state
                                rx2_sreg
                                end_isr
                                ; go finish isr
                                ; see if state 1
                                ; go see if next state
000049 3086          cpi    rx2_state,6
                                rx2_state,6
                                ; see if state 1
                                ; go see if next state
00004a f029          brne
                                ldi    rjmp
                                PINB,rc1_rxd
                                rx2_sreg,0x10
                                ; see if bit is a 1
                                ; put in future lsb
00004b 9545          asr    inc
                                asr    ori
                                inc    rx2_state
                                rx2_state
                                end_isr
                                end_isr
                                ; transfer data from shift register to data register
                                ; set uart status to "rx_full"
                                rx2_data,rx2_sreg
                                sw_uart_stat,(1<rx2_full)
                                rx2_state                         ; reset state machine

uart2_3:                      mov    sbr
                                sbr    clr
                                end_isr
                                ; Finish up ISR
                                end_isr:

```

```

000053 98c0          cbi      PORTB,waggle
000054 bf1f          out     SREG,r17
000055 9518          reti

end of uartisr.asm
.includef "mux.asm"

```

Mux Code - mux.asm

Pillar Data Systems - Copyright (C) 2003

This code just polls the two UARTs and executes the commands it may receive.

```

main_loop:
000056 fd25          sw_uart_stat,rx1_full
000057 c003          process_command0
000058 fd24          sw_uart_stat,rx2_full
000059 c005          process_command1
00005a cffb          main_loop

process_command0:
00005b 7d2f          cbr
00005c 2f09          mov
00005d 700f          andi
00005e c003          rjmp

00005f 7e2f          process_command1:
000060 2f0a          cbr
000061 700f          mov
000062 3005          andi
000063 f411          rjmp

000064 9ac1          process_command10:
000065 cff0          cpi
000066 300a          brne
000067 f411          sbi
000068 98c1          rjmp
000069 cfec          PORTB,pwr_control

00006a 3009          process_command20:
00006b f411          cpi
00006c brne
00006d 300f          sbi
00006e f411          rjmp
00006f 3001          PORTB,pwr_control

000070 3009          process_command30:
000071 f411          cpi
000072 brne
000073 300f          cbi
000074 f411          rjmp
000075 3001          main_loop

; see if power on command
r16,power_on
process_command10
main_loop

; see if power off command
r16,power_off
process_command20
PORTB,pwr_control
main_loop

; see if power on command
r16,power_on
process_command1
turn on power

; see if power off command
r16,power_off
process_command2
turn off power

; see if SATA port 0 select
r16,mux_se10
process_command30
main_loop

```

```

000006c 98c2      cbi      PORTB,mux_control1
000006d cfe8      rjmp    main_loop
000006e 300d      process_command30:
000006f f731      rjmp    main_loop
0000070 9ac2      sbi      PORTB,mux_control1
0000071 cfe4      rjmp    main_loop

;----- end of mux.asm -----;

Code version tag
0000072 2e30      .db     "0.0.0"
0000073 2e30
0000074 0030

;----- end of main.asm -----;

Assembly complete with no errors.

```